

# E2V Technologies

## CCD42-80 Back Illuminated High Performance CCD Sensor

### FEATURES

- 2048 by 4096 Pixel Format
- 13.5  $\mu\text{m}$  Square Pixels
- Image Area 27.6 x 55.3 mm
- Wide Dynamic Range
- Symmetrical Anti-static Gate Protection
- Back Illuminated Format for Enhanced Quantum Efficiency
- 3-side Buttable Close Butting Package
- Gated Anti-blooming Readout Register (Dump Gate and Drain)
- Low Noise Variable Gain Output Amplifier
- Flatness better than 15  $\mu\text{m}$  peak to valley

### APPLICATIONS

- Astronomy
- Scientific Imaging

### INTRODUCTION

This version of the CCD42 family of CCD sensors has full-frame architecture. Back illumination technology, in combination with an extremely low noise amplifier, makes the device well suited to the most demanding applications, such as astronomy. To further improve sensitivity, the CCD is manufactured without anti-blooming structures in the image area.

The output amplifier is designed to give excellent noise levels at low pixel rates and can match the noise performance of most conventional scientific CCDs at pixel rates as high as 1 MHz.

The readout register has a gate controlled dump-drain to allow fast dumping of unwanted data. The register is designed to accommodate four image pixels of charge and a summing well is provided capable of holding six image pixels. The output amplifier has a feature to enable the responsivity to be reduced, allowing the reading of such large charge packets.

The device is supplied in a package designed to facilitate the construction of large close-butted mosaics and is designed to be used cryogenically. The design of the package will ensure that the device flatness is maintained at the working temperature.

The sensor is shipped in a protective container, but no permanent window is fitted.



### TYPICAL PERFORMANCE (at 173 K)

Pixel readout frequency	20 - 3000	kHz
Output amplifier sensitivity	4.5	$\mu\text{V}/\text{e}^-$
Peak signal	150	$\text{ke}^-/\text{pixel}$
Spectral range	200 - 1060	nm
Readout noise (at 20 kHz)	3	$\text{e}^- \text{ rms}$
QE at 500 nm	90	%
Peak output voltage	675	mV

### GENERAL DATA

#### Format

Image area	27.6 x 55.3	mm
Active pixels (H)	2048	
(V)	4096 + 4	
Pixel size	13.5 x 13.5	$\mu\text{m}$

#### Package

Package size	77.25 x 28.168	mm
Number of pins	36	
Window material	N/A	
Inactive edge spacing:		
sides	260 $\pm$ 50	$\mu\text{m}$
top	150 $\pm$ 50	$\mu\text{m}$

## PERFORMANCE (at 173 K unless stated)

	Min	Typical	Max	
Peak charge storage (see note 1)	100k	150k	-	e <sup>-</sup> /pixel
Peak output voltage (unbinned)		675		mV
Dark signal at 153 K (see note 2)		<0.1	4	e <sup>-</sup> /pixel/hour
Charge transfer efficiency (see note 3):				
parallel	99.999	99.9999		%
serial	99.999	99.9993		%
Output amplifier sensitivity	3.0	4.5	6.0	μV/e <sup>-</sup>
Readout noise (see note 4)		3	4	rms e <sup>-</sup> /pixel
Readout frequency (see note 5)	-	20	3000	kHz
Output node capacity				
OG2 high	-	1000k	-	electrons
OG2 low	-	200k	-	electrons
Serial register capacity	-	600K	-	e <sup>-</sup> /pixel

## Spectral Response at 173 K (Astronomy broadband devices)

Wavelength (nm)	Spectral Response (QE)		Response Non-uniformity, max (1σ)	
	Typical	Min		
350	50	40	-	%
400	80	70	3	%
500	90	80	-	%
650	80	75	3	%
900	30	25	5	%

## ELECTRICAL INTERFACE CHARACTERISTICS

### Electrode capacitances (measured at mid-clock level)

	Min	Typical	Max	
IØ/IØ interphase	-	35	-	nF
RØ/RØ interphase	-	80	-	pF
IØ/SS	-	60	-	nF
RØ/SS	-	150	-	pF
Output impedance	-	350	-	Ω

## NOTES

- Signal level at which resolution begins to degrade.
- Dark signal is typically measured at 188 K and V<sub>ss</sub> = +9 V.  
The dark signal at other temperatures may be estimated from:  

$$Q_d/Q_{d0} = 122T^3e^{-6400/T}$$
 where Q<sub>d0</sub> is the dark current at 293 K.
- Measurements made using charge generated by X-ray photons of known energy.
- Measured using a dual-slope integrator technique (i.e. correlated double sampling) with a 10 μs integration period with OG2 = OG1 + 1 V.
- Readout above 3000 kHz can be achieved but performance to the parameters given cannot be guaranteed.

BLEMISH SPECIFICATION

**Traps** Pixels where charge is temporarily held. Traps are counted if they have a capacity greater than 200 e<sup>-</sup> at 173 K.

**Slipped columns** Are counted if they have an amplitude greater than 200 e<sup>-</sup>.

**Black spots** Are counted when they have a responsivity of less than 80% of the local mean signal.

**White spots** Are counted when they have a generation rate equivalent to 100 electrons per pixel per hour at 153 K (typically measured at 188 K). The typical temperature dependence of white spot blemishes is the same as that of the average dark signal i.e.:

$$Q_d/Q_{d0} = 122T^3e^{-6400/T}$$


**Column defects** A column which contains at least 100 white or black defects.

GRADE	0	1	2
Column defects	2	6	12
Black spots	500	750	1000
Traps > 200 e <sup>-</sup>	15	30	50
White spots	250	400	600

**Grade 5** Devices which are fully functional, with image quality below that of grade 2, and which may not meet all other performance parameters. Not all parameters may be tested.


TYPICAL OUTPUT CIRCUIT NOISE

(Measured using clamp and sample, temperature range 140 - 230 K)




## TYPICAL SPECTRAL RESPONSE

(At  $-90^{\circ}\text{C}$ , measured with astronomy broadband AR coating)



## DEVICE SCHEMATIC



## CONNECTIONS, TYPICAL VOLTAGES AND ABSOLUTE MAXIMUM RATINGS

### 21-pin Micro D-connector

PIN	REF	DESCRIPTION	CLOCK LOW Typical	CLOCK HIGH OR DC LEVEL (V)			MAXIMUM RATINGS with respect to $V_{SS}$
				Min	Typical	Max	
1	SW(L)	Summing well (left)	0	CLOCK AS RØ3			$\pm 20$ V
2	DG	Dump gate (see note 6)	0	-	12	15	$\pm 20$ V
3	ØR(L)	Reset gate (left)	0	9	12	15	$\pm 20$ V
4	RØ2(L)	Register clock phase 2 (left)	1	9	11	15	$\pm 20$ V
5	RØ1(L)	Register clock phase 1 (left)	1	9	11	15	$\pm 20$ V
6	RØ3	Register clock phase 3	1	9	11	15	$\pm 20$ V
7	RØ1(R)	Register clock phase 1 (right)	1	9	11	15	$\pm 20$ V
8	RØ2(R)	Register clock phase 2 (right)	1	9	11	15	$\pm 20$ V
9	ØR(R)	Reset gate (right)	0	9	12	15	$\pm 20$ V
10	DG	Dump gate (see note 6)	0	-	12	15	$\pm 20$ V
11	SW(R)	Summing well (right)	0	CLOCK AS RØ3			$\pm 20$ V
12	OG1(L)	Output gate 1 (left)	n/a	2	3	4	$\pm 20$ V
13	SS	Substrate	n/a	0	9	10	-
14	IØ2	Image area clock, phase 2	0	8	10	15	$\pm 20$ V
15	IØ1	Image area clock, phase 1	0	8	10	15	$\pm 20$ V
16	IØ3	Image area clock, phase 3	0	8	10	15	$\pm 20$ V
17	-	No connection	-	-	-	-	-
18	-	No connection	-	-	-	-	-
19	-	No connection	-	-	-	-	-
20	SS	Substrate	n/a	0	9	10	-
21	OG1(R)	Output gate 1 (right)	n/a	2	3	4	$\pm 20$ V

## NOTE

6. This gate is normally low. It should be pulsed high for charge dump.

## 15-pin micro D-connector

PIN	REF	DESCRIPTION	CLOCK LOW Typical	CLOCK HIGH OR DC LEVEL (V)			MAXIMUM RATINGS with respect to $V_{SS}$
				Min	Typical	Max	
1	DD	Dump drain	n/a	20	24	26	−0.3 to 30 V
2	RD (L)	Reset drain (left)	n/a	15	17	19	−0.3 to 30 V
3	OG2(L)	Output gate 2 (left) (see note 7)	4	16	20	24	$\pm 20$ V
4	-	No connection	-	-	-	-	-
5	-	No connection	-	-	-	-	-
6	OG2(R)	Output gate 2 (right) (see note 7)	4	16	20	24	$\pm 20$ V
7	RD(R)	Reset drain (right)	n/a	15	17	19	−0.3 to 25 V
8	DD	Dump drain	n/a	20	24	26	−0.3 to 30 V
9	OD(L)	Output drain (left)	n/a	27	29	31	−0.3 to 35 V
10	OS(L)	Output transistor source (left)	n/a	see note 8			−0.3 to 25 V
11	SS	Substrate	n/a	0	9	10	-
12	SS	Substrate	n/a	0	9	10	-
13	SS	Substrate	n/a	0	9	10	-
14	OS(R)	Output transistor source (right)	n/a	see note 8			−0.3 to 25 V
15	OD(R)	Output drain (right)	n/a	27	29	31	−0.3 to 35 V

If all voltages are set to the typical values operation at, or close to, specification should be obtained. Some adjustment within the minimum - maximum range specified may be required to optimise performance.

Maximum voltage between pairs of pins: OS to OD  $\pm 15$  V.


Maximum current through any source or drain pin: 10 mA.

The CCD is not electrically connected to the metal package.


## NOTES

- OG2=OG1 + 1 V for operation of the output mode in high responsivity, low noise mode. For operation at low responsivity high signal OG2 should be set high.
- Not critical; can be a 3 to 5 mA constant current source, or 5 to 10 k $\Omega$  resistor.
- Readout register clock pulse low levels + 1 V; other clock low levels 0  $\pm$  0.5 V.
- With the R $\emptyset$  connections shown this device will operate through both outputs simultaneously. In order to operate from the left hand output only R $\emptyset$ 1(R) and R $\emptyset$ 2(R) should be reversed.


## OUTPUT CIRCUIT



## FRAME READOUT TIMING DIAGRAM




## DETAIL OF LINE TRANSFER (Not to scale)




## NOTES

11. Clock edges are defined at mid-amplitude points.
12. Rise and fall times should be  $\leq$  overlap times.
13. Alternate patterns may be used provided sequence and minimum overlaps are maintained.


DETAIL OF VERTICAL LINE TRANSFER (Single line dump)




DETAIL OF VERTICAL LINE TRANSFER (Multiple line dump)



## DETAIL OF OUTPUT CLOCKING (Operation through both outputs)



## LINE OUTPUT FORMAT (Split read-out operation)



## CLOCK TIMING REQUIREMENTS

Symbol	Description	Min	Typical	Max	
$T_i$	Image clock period	$6t_{oi}$	100	see note 14	$\mu s$
$t_{wi}$	Image clock pulse width	$3t_{oi}$	50	see note 14	$\mu s$
$t_{ri}$	Image clock pulse rise time (10 to 90%)	1	10	$0.5t_{oi}$	$\mu s$
$t_{fi}$	Image clock pulse fall time (10 to 90%)	$t_{ri}$	10	$0.5t_{oi}$	$\mu s$
$t_{oi}$	Image clock pulse overlap	5	10	$0.2T_i$	$\mu s$
$t_{dir}$	Delay time, IØ stop to RØ start	10	20	see note 14	$\mu s$
$t_{dri}$	Delay time, RØ stop to IØ start	1	2	see note 14	$\mu s$
$T_r$	Output register clock cycle period	300	see note 15	see note 14	ns
$t_{rr}$	Clock pulse rise time (10 to 90%)	50	$0.1T_r$	$0.3T_r$	ns
$t_{fr}$	Clock pulse fall time (10 to 90%)	$t_{rr}$	$0.1T_r$	$0.3T_r$	ns
$t_{or}$	Clock pulse overlap	50	$0.5t_{rr}$	$0.1T_r$	ns
$t_{wx}$	Reset pulse width	50	$0.1T_r$	$0.2T_r$	ns
$t_{rx}, t_{fx}$	Reset pulse rise and fall times	20	$0.5t_{rr}$	$0.2T_r$	ns
$t_{dx}$	Delay time, ØR low to RØ3 low	50	$0.5T_r$	$0.8T_r$	ns


## NOTES

14. No maximum other than that necessary to achieve an acceptable readout time.
15. As set by the readout period (1  $\mu s$  to 100  $\mu s$  is typical).

## OUTLINE

(All dimensions without limits are nominal)

7648



## HANDLING CCD SENSORS

CCD sensors, in common with most high performance MOS IC devices, are static sensitive. In certain cases a discharge of static electricity may destroy or irreversibly degrade the device. Accordingly, full antistatic handling precautions should be taken whenever using a CCD sensor or module. These include:-

- Working at a fully grounded workbench
- Operator wearing a grounded wrist strap
- All receiving socket pins to be positively grounded
- Unattended CCDs should not be left out of their conducting foam or socket.

Evidence of incorrect handling will invalidate the warranty. All devices are provided with internal protection circuits to the gate electrodes (pins 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 21 on the 21-pin micro D-connector and pins 3 and 6 on the 15-pin micro D-connector) but not to the other pins.

## HIGH ENERGY RADIATION

Device parameters may begin to change if subject to an ionising dose of greater than  $10^4$  rads.

Certain characterisation data are held at E2V Technologies. Users planning to use CCDs in a high radiation environment are advised to contact E2V Technologies.

## TEMPERATURE LIMITS

	Min	Typical	Max	
Storage . . . . .	73	-	373	K
Operating . . . . .	153	173	323	K

Operation or storage in humid conditions may give rise to ice on the sensor surface on cooling, causing irreversible damage.

**Maximum device heating/cooling** . . . . 5 K/min

Whilst E2V Technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. E2V Technologies accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.